Part Number Hot Search : 
PGT20306 AM79C Z5229B 141000 UPA1724 HFU1N60S 4000A B100B
Product Description
Full Text Search
 

To Download 74ABT373A Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 INTEGRATED CIRCUITS
74ABT373A Octal transparent latch (3-State)
Product specification IC23 Data Handbook 1995 Feb 17
Philips Semiconductors
Philips Semiconductors
Product specification
Octal transparent latch (3-State)
74ABT373A
FEATURES
* 8-bit transparent latch * 3-State output buffers * Output capability: +64mA/-32mA * Latch-up protection exceeds 500mA per JEDEC Std 17 * ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model
DESCRIPTION
The 74ABT373A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. The 74ABT373A device is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable (OE) control gates. The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is High. The latch remains transparent to the data inputs while E is High, and stores the data that is present one setup time before the High-to-Low enable transition. The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable (OE) controls all eight 3-State buffers independent of the latch operation. When OE is Low, the latched or transparent data appears at the outputs. When OE is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.
* Power-up 3-State * Power-up reset * Live insertion/extraction permitted
QUICK REFERENCE DATA
SYMBOL tPLH tPHL CIN COUT ICCZ PARAMETER Propagation delay Dn to Qn Input capacitance Output capacitance Total supply current CONDITIONS Tamb = 25C; GND = 0V CL = 50pF; VCC = 5V VI = 0V or VCC Outputs disabled; VO = 0V or VCC Outputs disabled; VCC =5.5V TYPICAL 3.2 3.6 4 7 100 UNIT ns pF pF A
ORDERING INFORMATION
PACKAGES 20-Pin Plastic DIP 20-Pin plastic SO 20-Pin Plastic SSOP Type II 20-Pin Plastic TSSOP Type I TEMPERATURE RANGE -40C to +85C -40C to +85C -40C to +85C -40C to +85C OUTSIDE NORTH AMERICA 74ABT373A N 74ABT373A D 74ABT373A DB 74ABT373A PW NORTH AMERICA 74ABT373A N 74ABT373A D 74ABTD373A B 7ABT373APW DH DWG NUMBER SOT146-1 SOT163-1 SOT339-1 SOT360-1
PIN CONFIGURATION
PIN DESCRIPTION
PIN NUMBER 1 SYMBOL OE D0-D7 Q0-Q7 E GND VCC FUNCTION Output enable input (active-Low) Data inputs Data outputs Enable input (active-High) Ground (0V) Positive supply voltage
OE Q0 D0 D1 Q1 Q2 D2 D3 Q3
1 2 3 4 5 6 7 8 9
20 19 18 17 16 15 14 13 12 11
VCC Q7 D7 D6 Q6 Q5 D5 D4 Q4 E
3, 4, 7, 8, 13, 14, 17, 18 2, 5, 6, 9, 12, 15, 16, 19 11 10 20
GND 10
SA00059
1995 Feb 17
2
853-1454 14852
Philips Semiconductors
Product specification
Octal transparent latch (3-State)
74ABT373A
LOGIC SYMBOL
3 4 7 8 13 14 17 18
LOGIC SYMBOL (IEEE/IEC)
1 11
EN C1
D0 D1 D2 D3 D4 D5 D6 D7 11 1 E OE Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 8 13 2 5 6 9 12 15 16 19 14 17 3 4 7
1D
2 5 6 9 12 15 16 19
SA00060
18
FUNCTION TABLE
INPUTS OE L L L L L E H H L Dn L H l h X INTERNAL REGISTER L H L H NC OUTPUTS Q0 - Q7 L H L H NC OPERATING MODE Enable and read register Latch and read register Hold
SA00061
H L X NC Z Disable outputs H H Dn Dn Z H = High voltage level h = High voltage level one set-up time prior to the High-to-Low E transition L = Low voltage level l = Low voltage level one set-up time prior to the High-to-Low E transition NC= No change X = Don't care Z = High impedance "off" state = High-to-Low E transition
LOGIC DIAGRAM
D0 3 D1 4 D2 7 D3 8 D4 13 D5 14 D6 17 D7 18
D
D
D
D
D
D
D
D
E
Q
E
Q
E
Q
E
Q
E
Q
E
Q
E
Q
E
Q
11 E
1 OE 2 Q0 5 Q1 6 Q2 9 Q3 12 Q4 15 Q5 16 Q6 19 Q7
SA00062
1995 Feb 17
3
Philips Semiconductors
Product specification
Octal transparent latch (3-State)
74ABT373A
ABSOLUTE MAXIMUM RATINGS1, 2
SYMBOL VCC IIK VI IOK VOUT IOUT Tstg PARAMETER DC supply voltage DC input diode current DC input voltage3 VO < 0 output in Off or High state output in Low state VI < 0 CONDITIONS RATING -0.5 to +7.0 -18 -1.2 to +7.0 -50 -0.5 to +5.5 128 -65 to 150 UNIT V mA V mA V mA C
DC output diode current DC output voltage3
DC output current Storage temperature range
NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150C. 3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
LIMITS SYMBOL VCC VI VIH VIL IOH IOL t/v Tamb DC supply voltage Input voltage High-level input voltage Low-level input voltage High-level output current Low-level output current Input transition rise or fall rate Operating free-air temperature range 0 -40 PARAMETER Min 4.5 0 2.0 0.8 -32 64 5 +85 Max 5.5 VCC V V V V mA mA ns/V C UNIT
1995 Feb 17
4
Philips Semiconductors
Product specification
Octal transparent latch (3-State)
74ABT373A
DC ELECTRICAL CHARACTERISTICS
LIMITS SYMBOL PARAMETER TEST CONDITIONS Tamb = +25C Min VIK Input clamp voltage VCC = 4.5V; IIK = -18mA VCC = 4.5V; IOH = -3mA; VI = VIL or VIH VOH High-level output voltage VCC = 5.0V; IOH = -3mA; VI = VIL or VIH VCC = 4.5V; IOH = -32mA; VI = VIL or VIH VOL VRST II IOFF IPU/IPD IOZH IOZL ICEX IO ICCH ICCL ICCZ ICC Additional supply current per input pin2 Quiescent su ly current supply Low-level output voltage Power-up output low voltage3 Input leakage current Power-off leakage current Power-up/down 3-State output current 3-State output High current 3-State output Low current Output High leakage current Output current1 VCC = 4.5V; IOL = 64mA; VI = VIL or VIH VCC = 5.5V; IO = 1mA; VI = GND or VCC VCC = 5.5V; VI = GND or 5.5V VCC = 0.0V; VO or VI 4.5V VCC = 2.0V; VO = 0.5V; VOE = Don't Care V1 = GND or VCC VCC = 5.5V; VO = 2.7V; VI = VIL or VIH VCC = 5.5V; VO = 0.5V; VI = VIL or VIH VCC = 5.5V; VO = 5.5V; VI = GND or VCC VCC = 5.5V; VO = 2.5V VCC = 5.5V; Outputs High, VI = GND or VCC VCC = 5.5V; Outputs Low, VI = GND or VCC VCC = 5.5V; Outputs 3-State; VI = GND or VCC VCC = 5.5V; one input at 3.4V, other inputs at VCC or GND -50 2.5 3.0 2.0 Typ -0.9 2.9 3.4 2.4 0.3 0.13 0.01 5.0 5.0 0.1 -0.1 5.0 -100 100 24 100 0.5 0.55 0.55 1.0 100 50 50 -50 50 -180 250 30 250 1.5 -50 Max -1.2 2.5 3.0 2.0 0.55 0.55 1.0 100 50 50 -50 50 -180 250 30 250 1.5 Tamb = -40C to +85C Min Max -1.2 V V V V V V A A A A A A mA A mA A mA UNIT
NOTES: 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second. 2. This is the increase in supply current for each input at 3.4V. 3. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
AC CHARACTERISTICS
GND = 0V, tR = tF = 2.5ns, CL = 50pF, RL = 500 LIMITS SYMBOL PARAMETER WAVEFORM Min tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Propagation delay Dn to Qn Propagation delay E to Qn Output enable time to High and Low level Output disable time from High and Low level 2 1 4 5 4 5 1.4 1.4 1.4 1.9 1.2 2.1 1.3 1.2 Tamb = +25oC VCC = +5.0V Typ 3.2 3.6 3.2 3.7 3.1 4.2 3.4 3.0 Max 4.2 4.7 4.2 4.8 4.2 5.2 4.6 4.1 Tamb = -40 to +85oC VCC = +5.0V 0.5V Min 1.4 1.4 1.4 1.9 1.2 2.1 1.3 1.2 Max 4.7 5.1 4.8 5.1 5.1 5.7 5.1 4.3 ns ns ns ns UNIT
1995 Feb 17
5
Philips Semiconductors
Product specification
Octal transparent latch (3-State)
74ABT373A
AC SETUP REQUIREMENTS
GND = 0V, tR = tF = 2.5ns, CL = 50pF, RL = 500 LIMITS SYMBOL PARAMETER WAVEFORM Tamb = +25oC VCC = +5.0V Min ts(H) ts(L) th(H) th(L) tw(H) Setup time, High or Low Dn to E Hold time, High or Low Dn to E E pulse width High 3 3 1 1.5 1.0 1.0 1.0 2.5 Typ 0.7 0.4 0.0 -0.5 1.7 Tamb = -40 to +85oC VCC = +5.0V 0.5V Min 1.5 1.0 1.0 1.0 2.5 ns ns ns UNIT
AC WAVEFORMS
VM = 1.5V, VIN = GND to 3.0V
E
VM
VM
VM
OE
VM tPZH
VM tPHZ VOH-0.3V 0V
tw(H) tPHL Qn VM
tPLH VM Qn VM
SA00063
SA00066
Waveform 1. Propagation Delay, Enable to Output, and Enable Pulse Width
Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level
Dn
VM tPLH
VM tPHL
OE
VM tPZL
VM tPLZ
Qn
VM
VM
Qn
VM
VOL+0.3V 0V
SA00064
SA00067
Waveform 2. Propagation Delay for Data to Outputs
Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level
Dn
E
1995 Feb 17
EEEEEEEEEE EEE E EEE E EEEEEEEEEE EEE EEEEEEEE EEE
VM VM VM VM ts(H) th(H) ts(L) th(L) VM VM NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.
SA00065
Waveform 3. Data Setup and Hold Times
6
Philips Semiconductors
Product specification
Octal transparent latch (3-State)
74ABT373A
TEST CIRCUIT AND WAVEFORM
VCC 7.0V RL 90% NEGATIVE PULSE VM 10% tTHL (tF) CL RL POSITIVE PULSE 10% tW tTLH (tR) 90% 90% VM 10% 0V 10% 0V tTLH (tR) tTHL (tF) AMP (V) tW VM 90% AMP (V)
PULSE GENERATOR
VIN D.U.T. RT
VOUT
Test Circuit for 3-State Outputs
VM
SWITCH POSITION
TEST tPLZ tPZL All other SWITCH closed closed open
VM = 1.5V Input Pulse Definition
DEFINITIONS
RL = Load resistor; see AC CHARACTERISTICS for value. CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value. RT = Termination resistance should be equal to ZOUT of pulse generators.
INPUT PULSE REQUIREMENTS FAMILY Amplitude 74ABT 3.0V Rep. Rate 1MHz tW 500ns tR 2.5ns tF 2.5ns
SA00012
1995 Feb 17
7
Philips Semiconductors
Product specification
Octal transparent latch (3-State)
74ABT373A
DIP20: plastic dual in-line package; 20 leads (300 mil) SO20: plastic small outline package; 20 leads; body width 7.5 mm
SOT146-1 SOT163-1
1995 Feb 17
8
Philips Semiconductors
Product specification
Octal transparent latch (3-State)
74ABT373A
SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm
SOT339-1
1995 Feb 17
9
Philips Semiconductors
Product specification
Octal transparent latch (3-State)
74ABT373A
TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm
SOT360-1
1995 Feb 17
10
Philips Semiconductors
Product specification
Octal transparent latch (3-State)
74ABT373A
DEFINITIONS
Data Sheet Identification
Objective Specification
Product Status
Formative or in Design
Definition
This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.
Preliminary Specification
Preproduction Product
Product Specification
Full Production
Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. LIFE SUPPORT APPLICATIONS Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act. (c) Copyright Philips Electronics North America Corporation 1995 All rights reserved. Printed in U.S.A.


▲Up To Search▲   

 
Price & Availability of 74ABT373A

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X